## FAIRCHILD

## 74AC191 **Up/Down Counter with Preset and Ripple Clock**


## **General Description**

#### **Features**

- I<sub>CC</sub> reduced by 50%
- High speed—133 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable
- Outputs source/sink 24 mA

### **Ordering Code:**

| FAIRCHILD November 1988   SEMICONDUCTORIM Revised November 1   74AC191 Up/Down Counter with Preset and Ripple Clock |   |  |   |  |  |
|---|---|--|---|--|--|
| The AC191 is a tures synchrono<br>The preset feat grammable divic<br>Count output an variety of metho               | us counting and asynure allows the AC19<br>lers. The Count Enabled the Ripple Clock of<br>d the Ripple Clock of<br>ds of implementing m<br>des, state changes a | binary counter. It fea-<br>nchronous presetting.<br>1 to be used in pro-<br>ble input, the Terminal<br>ttput make possible a<br>nutistage counters. In<br>re initiated by the ris- | Features<br>I <sub>CC</sub> reduced by 50%<br>High speed—133 MHz typical count frequency<br>Synchronous counting<br>Asynchronous parallel load<br>Cascadable<br>Outputs source/sink 24 mA |  |  |
|   | Codo  |  |   |  |  |
| Order Number  |   |  | Backage Description   |  |  |
| Order Number  | Package Number  |  | Package Description   |  |  |
| Order Number<br>74AC191SC   | Package Number<br>M16A  | 16-Lead Small Outline  | Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body   |  |  |
| •   | Package Number  | 16-Lead Small Outline<br>16-Lead Small Outline   | <b>0</b>  |  |  |



### **Connection Diagram**

|                  |   | $\bigcirc$ | 10 | v                |
|------------------|---|------------|----|------------------|
| P1-              | 1 |            | 16 | -v <sub>cc</sub> |
| Q1-              | 2 |            | 15 | ⊢ <sub>P0</sub>  |
| ۹ <sub>0</sub> – | 3 |            | 14 | - CP             |
| ĈĒ —             | 4 |            | 13 | - RC             |
| Ū/D-             | 5 |            | 12 | — TC             |
| ۹ <sub>2</sub> – | 6 |            | 11 | - PL             |
| Q3 —             | 7 |            | 10 | -P2              |
| GND -            | 8 |            | 9  | -P3              |
|                  |   |            |    |                  |

## **Pin Descriptions**

| Pin Names                      | Description                      |
|--------------------------------|----------------------------------|
| CE                             | Count Enable Input               |
| CP                             | Clock Pulse Input                |
| P <sub>0</sub> -P <sub>3</sub> | Parallel Data Inputs             |
| PL                             | Asynchronous Parallel Load Input |
| U /D                           | Up/Down Count Control Input      |
| Q <sub>0</sub> –Q <sub>3</sub> | Flip-Flop Outputs                |
| RC                             | Ripple Clock Output              |
| TC                             | Terminal Count Output            |

FACT™ is a trademark of Fairchild Semiconductor Corporation.

74AC19<sup>-</sup>

#### **RC Truth Table**

|    | Inputs |                |    |    |  |  |
|----|--------|----------------|----|----|--|--|
| PL | CE     | TC<br>(Note 1) | СР | RC |  |  |
| Н  | L      | Н              | ъ  | v  |  |  |
| Н  | н      | х              | х  | н  |  |  |
| н  | х      | L              | х  | н  |  |  |
| L  | х      | х              | х  | Н  |  |  |

#### **Functional Description**

The AC191 is a synchronous up/down counter. The AC191 is organized as a 4-bit binary counter. It contains four edgetriggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations.


Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( $\overline{PL}$ ) input is LOW, information present on the Parallel Load inputs ( $P_0$ – $P_3$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table.  $\overline{CE}$  and  $\overline{U}/D$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode or 15 in the count up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figure 1 and Figure 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the  $\overline{\text{RC}}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to




ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the  $\overline{\text{RC}}$  output of any device goes HIGH shortly after its CP input goes HIGH.


The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The  $\overline{CE}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figure 1 and Figure 2 doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{CE}$ .

#### **Mode Select Table**

|    | Inp | outs | Mode |                  |
|----|-----|------|------|------------------|
| PL | CE  | U/D  | СР   |                  |
| Н  | L   | L    | ~    | Count Up         |
| Н  | L   | н    | ~    | Count Down       |
| L  | Х   | х    | Х    | Preset (Asyn.)   |
| н  | Н   | Х    | х    | No Change (Hold) |

#### State Diagram





## Absolute Maximum Ratings(Note 2)

| Supply Voltage (V <sub>CC</sub> )                     | -0.5V to +7.0V                    |
|---|-----------------------------------|
| DC Input Diode Current (IIK)                          |                                   |
| $V_{I} = -0.5V$                                       | –20 mA                            |
| $V_I = V_{CC} + 0.5V$                                 | +20 mA                            |
| DC Input Voltage (VI)                                 | $-0.5V$ to $V_{CC} + 0.5V$        |
| DC Output Diode Current (I <sub>OK</sub> )            |                                   |
| $V_0 = -0.5V$   | –20 mA                            |
| $V_O = V_{CC} + 0.5V$                                 | +20 mA                            |
| DC Output Voltage (V <sub>O</sub> )                   | –0.5V to $V_{CC}$ + 0.5V          |
| DC Output Source                                      |                                   |
| or Sink Current (I <sub>O</sub> )                     | ±50 mA                            |
| DC V <sub>CC</sub> or Ground Current                  |                                   |
| per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> ) | ±50 mA                            |
| Storage Temperature (T <sub>STG</sub> )               | $-65^{\circ}C$ to $+150^{\circ}C$ |
| Junction Temperature (T <sub>J</sub> )                |                                   |
| PDIP  | 140°C                             |

# Recommended Operating Conditions

| Supply Voltage (V <sub>CC</sub> )                  | 2.0V to 6.0V                     |
|--|----------------------------------|
| Input Voltage (V <sub>I</sub> )                    | 0V to $V_{CC}$                   |
| Output Voltage (V <sub>O</sub> )                   | 0V to $V_{CC}$                   |
| Operating Temperature (T <sub>A</sub> )            | $-40^{\circ}C$ to $+85^{\circ}C$ |
| Minimum Input Edge Rate ( $\Delta V/\Delta t$ )    |                                  |
| $V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$ |                                  |
| V <sub>CC</sub> @ 3.3V 4.5V, 5.5V                  | 125 mV/ns                        |

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, output/input loading variables. Fairchild does not recommend operation of FACT<sup>™</sup> circuits outside databook specifications.

## **DC Electrical Characteristics**

| Symbol           | Parameter               | V <sub>cc</sub> | <b>T</b> <sub>A</sub> = | +25°C | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | Units | Conditions                           |  |
|------------------|-------------------------|-----------------|-------------------------|-------|---|-------|--------------------------------------|--|
| Symbol           | Falanielei              | (V)             | Тур                     | Gu    | aranteed Limits                               | Units | Conditions                           |  |
| / <sub>IH</sub>  | Minimum HIGH Level      | 3.0             | 1.5                     | 2.1   | 2.1   |       | $V_{OUT} = 0.1V$                     |  |
|                  | Input Voltage           | 4.5             | 2.25                    | 3.15  | 3.15  | V     | or $V_{CC} - 0.1V$                   |  |
|                  |                         | 5.5             | 2.75                    | 3.85  | 3.85  |       |                                      |  |
| VIL              | Maximum LOW Level       | 3.0             | 1.5                     | 0.9   | 0.9   |       | $V_{OUT} = 0.1V$                     |  |
|                  | Input Voltage           | 4.5             | 2.25                    | 1.35  | 1.35  | V     | or $V_{CC} - 0.1V$                   |  |
|                  |                         | 5.5             | 2.75                    | 1.65  | 1.65  |       |                                      |  |
| / <sub>он</sub>  | Minimum HIGH Level      | 3.0             | 2.99                    | 2.9   | 2.9   |       |                                      |  |
|                  | Output Voltage          | 4.5             | 4.49                    | 4.4   | 4.4   | V     | $I_{OUT} = -50 \ \mu A$              |  |
|                  |                         | 5.5             | 5.49                    | 5.4   | 5.4   |       |                                      |  |
|                  |                         | 3.0             |                         | 2.56  | 2.46  |       | $V_{IN} = V_{IL} \text{ or } V_{IH}$ |  |
|                  |                         | 4.5             |                         | 3.86  | 3.76  | V     | I <sub>OH</sub> –12 mA               |  |
|                  |                         | 5.5             |                         | 4.86  | 4.76  |       | $I_{OH} = -24 \text{ mA}$            |  |
|                  |                         |                 |                         |       |   |       | I <sub>OH</sub> .= -24 mA (Note      |  |
| V <sub>OL</sub>  | Maximum LOW Level       | 3.0             | 0.002                   | 0.1   | 0.1   |       |                                      |  |
|                  | Output Voltage          | 4.5             | 0.001                   | 0.1   | 0.1   | V     | $I_{OUT} = 50 \ \mu A$               |  |
|                  |                         | 5.5             | 0.001                   | 0.1   | 0.1   |       |                                      |  |
|                  |                         | 3.0             |                         | 0.36  | 0.44  |       | $V_{IN} = V_{IL} \text{ or } V_{IH}$ |  |
|                  |                         | 4.5             |                         | 0.36  | 0.44  | V     | $I_{OL} = 12 \text{ mA}$             |  |
|                  |                         | 5.5             |                         | 0.36  | 0.44  |       | $I_{OL} = 24 \text{ mA}$             |  |
|                  |                         |                 |                         |       |   |       | I <sub>OL</sub> = 24 mA (Note 3      |  |
| IN               | Maximum Input           | 5.5             |                         | ±0.1  | ±1.0  | μA    | $V_1 = V_{CC}$ , GND                 |  |
| (Note 5)         | Leakage Current         | 5.5             |                         | ±0.1  | ±1.0  | μΛ    | $v_{\rm I} = v_{\rm CC}$ , GND       |  |
| OLD              | Minimum Dynamic         | 5.5             |                         |       | 75  | mA    | $V_{OLD} = 1.65V \text{ Max}$        |  |
| l <sub>онр</sub> | Output Current (Note 4) | 5.5             |                         |       | -75   | mA    | V <sub>OHD</sub> = 3.85V Min         |  |
| I <sub>CC</sub>  | Maximum Quiescent       | 5.5             |                         | 4.0   | 40.0  | μA    | $V_{IN} = V_{CC}$                    |  |
| (Note 5)         | Supply Current          | 5.5             |                         | 4.0   | 40.0  | μΛ    | or GND                               |  |

Note 5. All outputs loaded, the should on input associated with output unde

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I\_{IN} and I\_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V\_{CC}.

|                  |                                  | V <sub>cc</sub> |     | $\boldsymbol{C_L}=\boldsymbol{50}~\boldsymbol{pF}$ |      | T <sub>A</sub> = -40° | C to +85°C |       |
|------------------|----------------------------------|-----------------|-----|--|------|-----------------------|------------|-------|
| Symbol           | Parameter                        | (V)             |     | $T_A = +25^{\circ}C$                               |      |                       | 50 pF      | Units |
|                  |                                  | (Note 6)        | Min | Тур  | Max  | Min                   | Max        |       |
| f <sub>MAX</sub> | Maximum Count                    | 3.3             | 70  | 105  |      | 65                    |            |       |
|                  | Frequency                        | 5.0             | 90  | 133  |      | 85                    |            | MHz   |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 2.0 | 8.5  | 15.0 | 1.5                   | 16.0       |       |
|                  | CP to Q <sub>n</sub>             | 5.0             | 1.5 | 6.0  | 11.0 | 1.5                   | 12.0       | ns    |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 2.5 | 8.5  | 14.5 | 2.0                   | 16.0       |       |
|                  | CP to Q <sub>n</sub>             | 5.0             | 1.5 | 6.0  | 10.5 | 1.5                   | 11.5       | ns    |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 3.5 | 10.5   | 18.0 | 2.5                   | 20.0       | 20    |
|                  | CP to TC                         | 5.0             | 2.5 | 7.5  | 12.0 | 1.5                   | 14.0       | ns    |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 4.0 | 10.5   | 17.5 | 3.0                   | 19.0       | ns    |
|                  | CP to TC                         | 5.0             | 2.5 | 7.5  | 12.5 | 2.0                   | 13.5       |       |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 2.5 | 7.5  | 12.0 | 2.0                   | 13.5       |       |
|                  | CP to RC                         | 5.0             | 2.0 | 5.5  | 9.5  | 1.0                   | 10.5       | ns    |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 2.5 | 7.0  | 11.5 | 2.0                   | 12.5       |       |
|                  | CP to RC                         | 5.0             | 1.5 | 5.0  | 8.5  | 1.0                   | 9.5        | ns    |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 2.5 | 7.0  | 12.0 | 1.5                   | 13.5       | ns    |
|                  | CE to RC                         | 5.0             | 1.5 | 5.0  | 8.5  | 1.0                   | 9.5        |       |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 2.0 | 6.5  | 11.0 | 1.5                   | 12.5       |       |
|                  | CE to RC                         | 5.0             | 1.5 | 5.0  | 8.0  | 1.0                   | 9.0        | ns    |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 2.5 | 6.5  | 12.5 | 2.0                   | 14.5       |       |
|                  | U /D to RC                       | 5.0             | 1.5 | 5.0  | 9.0  | 1.0                   | 10.0       | ns    |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 2.5 | 7.0  | 12.0 | 2.0                   | 13.5       |       |
|                  | U /D to RC                       | 5.0             | 1.5 | 5.0  | 8.5  | 1.0                   | 10.0       | ns    |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 2.0 | 7.0  | 11.5 | 1.5                   | 13.5       |       |
|                  | U /D to TC                       | 5.0             | 1.5 | 5.0  | 8.5  | 1.0                   | 9.5        | ns    |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 2.0 | 6.5  | 11.0 | 1.5                   | 12.5       |       |
|                  | U /D to TC                       | 5.0             | 1.5 | 5.0  | 8.5  | 1.0                   | 9.5        | ns    |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 2.5 | 8.0  | 13.5 | 2.0                   | 15.5       |       |
|                  | P <sub>n</sub> to Q <sub>n</sub> | 5.0             | 2.0 | 5.5  | 9.5  | 1.0                   | 10.5       | ns    |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 2.5 | 7.5  | 13.0 | 1.5                   | 14.5       |       |
|                  | P <sub>n</sub> to Q <sub>n</sub> | 5.0             | 1.5 | 5.5  | 9.5  | 1.0                   | 10.5       | ns    |
| t <sub>PLH</sub> | Propagation Delay                | 3.3             | 3.5 | 9.5  | 14.5 | 2.5                   | 17.5       |       |
|                  | PL to Q <sub>n</sub>             | 5.0             | 2.0 | 5.5  | 9.5  | 1.0                   | 10.5       | ns    |
| t <sub>PHL</sub> | Propagation Delay                | 3.3             | 3.0 | 8.0  | 13.5 | 2.0                   | 15.5       |       |
|                  | PL to Q <sub>n</sub>             | 5.0             | 2.0 | 6.0  | 10.0 | 1.5                   | 11.0       | ns    |

Note 6: Voltage Range 3.3 is  $3.3V \pm 0.3V$ 

Voltage Range 5.0 is 5.0V  $\pm$  0.5V

| ς- |
|----|
| ດ  |
| ~  |
| υ  |
| ◄  |
| 4  |
| N  |


## AC Operating Requirements


|                  |                         | V <sub>cc</sub> | <b>T</b> <sub>A</sub> = | +25°C | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ |       |
|------------------|-------------------------|-----------------|-------------------------|-------|--|-------|
| Symbol           | Parameter               | (V)             | C <sub>L</sub> = 50 pF  |       | $C_L = 50 \text{ pF}$                  | Units |
|                  |                         | (Note 7)        | Тур                     | Gua   | ranteed Minimum                        |       |
| t <sub>S</sub>   | Setup Time, HIGH or LOW | 3.3             | 1.0                     | 3.0   | 3.0                                    | ns    |
|                  | P <sub>n</sub> to PL    | 5.0             | 0.5                     | 2.0   | 2.5                                    | 115   |
| t <sub>H</sub>   | Hold Time, HIGH or LOW  | 3.3             | -1.5                    | 0.5   | 1.0                                    |       |
|                  | P <sub>n</sub> to PL    | 5.0             | -0.5                    | 1.0   | 1.0                                    | ns    |
| t <sub>S</sub>   | Setup Time, LOW         | 3.3             | 3.0                     | 6.0   | 7.0                                    | ns    |
|                  | CE to CP                | 5.0             | 1.5                     | 4.0   | 4.5                                    |       |
| t <sub>H</sub>   | Hold Time, LOW          | 3.3             | -4.0                    | -0.5  | -0.5                                   | ns    |
|                  | CE to CP                | 5.0             | -2.5                    | 0     | 0                                      |       |
| t <sub>S</sub>   | Setup Time, HIGH or LOW | 3.3             | 4.0                     | 8.0   | 9.0                                    |       |
|                  | U/D to CP               | 5.0             | 2.5                     | 5.5   | 6.5                                    | ns    |
| t <sub>H</sub>   | Hold Time, HIGH or LOW  | 3.3             | -5.0                    | 0     | 0                                      |       |
|                  | U/D to CP               | 5.0             | -3.0                    | 0.5   | 0.5                                    | ns    |
| t <sub>W</sub>   | PL Pulse Width, LOW     | 3.3             | 2.0                     | 3.5   | 4.0                                    |       |
|                  |                         | 5.0             | 1.0                     | 1.0   | 1.0                                    | ns    |
| t <sub>W</sub>   | CP Pulse Width, LOW     | 3.3             | 2.0                     | 3.5   | 4.0                                    |       |
|                  |                         | 5.0             | 2.0                     | 3.0   | 4.0                                    | ns    |
| t <sub>rec</sub> | Recovery Time           | 3.3             | -0.5                    | 0     | 0                                      |       |
|                  | PL to CP                | 5.0             | -1.0                    | 0     | 0                                      | ns    |


Note 7: Voltage Range 3.3 is  $3.3V \pm 0.3V$ Voltage Range 5.0 is  $5.0V \pm 0.5V$ 


## Capacitance

| Symbol          | Parameter                     | Тур  | Units | Conditions             |
|-----------------|-------------------------------|------|-------|------------------------|
| C <sub>IN</sub> | Input Capacitance             | 4.5  | pF    | V <sub>CC</sub> = OPEN |
| C <sub>PD</sub> | Power Dissipation Capacitance | 75.0 | pF    | $V_{CC} = 5.0V$        |









# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor:

74AC191SJX 74AC191SCX 74AC191PC 74AC191SC 74AC191SJ 74AC191MTCX 74AC191MTC