



**ATTENTION**  
OBSERVE PRECAUTIONS  
FOR HANDLING  
ELECTROSTATIC  
SENSITIVE  
DEVICES

Revision date: 1<sup>st</sup>/Feb. '02

**MITSUBISHI RF POWER MODULE**  
**RA30H3340M**

**Silicon MOS FET Power Amplifier, 330-400MHz 30W MOBILE RADIO**



- PIN:**
- 1 Pin :RF INPUT
  - 2 VGG:GATE BIAS SUPPLY
  - 3 VDD:DRAIN BIAS SUPPLY
  - 4 Po :RF OUTPUT
  - 5 GND:FIN

**MAXIMUM RATINGS (Tc=25deg.C UNLESS OTHERWISE NOTED)**

| SYMBOL | PARAMETER                     | CONDITIONS                    | RATINGS     | UNIT  |
|--------|-------------------------------|-------------------------------|-------------|-------|
| VDD    | SUPPLY VOLTAGE                | VGG<5V,Zg=Zl=50ohm            | 17          | V     |
| VGG    | GATE BIAS VOLTAGE             | VDD<12.5V,Pin=0mW,Zg=Zl=50ohm | 6           | V     |
| Pin    | INPUT POWER                   | f=330-400MHz,Zg=Zl=50ohm      | 100         | mW    |
| Po     | OUTPUT POWER                  | f=330-400MHz,Zg=Zl=50ohm      | 45          | W     |
| Tc(OP) | OPERATION<br>CASE TEMPERATURE | f=330-400MHz,Zg=Zl=50ohm      | -30 to +110 | deg.C |
| Tstg   | STORAGE TEMPERATURE           |                               | -40 to +110 | deg.C |

Note:Above parameters are guaranteed independently.

**ELECTRICAL CHARACTERISTICS (Tc=25deg.C,Zg=Zl=50ohm UNLESS OTHERWISE NOTED)**

| SYMBOL  | PARAMETER           | CONDITIONS  | LIMITS                    |     |     | UNIT |
|---------|---------------------|---|---------------------------|-----|-----|------|
|         |                     |   | MIN                       | TYP | MAX |      |
| f       | FREQUENCY RANGE     |   | 330                       |     | 400 | MHz  |
| Po      | OUTPUT POWER        | Vdd=12.5V,Vgg=5V,Pin=50mW   | 30                        |     |     | W    |
| Et      | TOTAL EFFICIENCY    |   | 40                        |     |     | %    |
| 2fo     | 2nd HARMONIC        |   |                           |     | -25 | dBc. |
| VSWR in | INPUT VSWR          |   |                           |     | 3:1 | -    |
|         | Stability           | Zg=50ohm, Vdd=10 - 15.2V, LOAD VSWR = 3:1, Pin=25 - 70mW, Po<40W(Vgg Control) | No parasitic oscillation  |     |     |      |
|         | LOAD VSWR TOLERANCE | Vdd=15.2V, Pin=50mW, Po=30W(Vgg Control), Zg=50ohm, LOAD VSWR = 20:1          | No degradation or destroy |     |     | -    |


ABOVE PARAMETERS, RATINGS, LIMITS AND CONDITIONS ARE SUBJECT TO CHANGE .

Keep safety first in your circuit designs!


Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

TYPICAL PERFORMANCE DATA


OUTPUT POWER, TOTAL EFFICIENCY, INPUT VSWR VS. FREQUENCY




OUTPUT POWER, EFFICIENCY VS. INPUT POWER




OUTPUT POWER, EFFICIENCY VS. INPUT POWER




OUTPUT POWER, EFFICIENCY VS. INPUT POWER




OUTPUT POWER, EFFICIENCY VS. DRAIN SUPPLY VOLTAGE




OUTPUT POWER, EFFICIENCY VS. GATE SUPPLY VOLTAGE




OUTPUT POWER, EFFICIENCY VS. GATE SUPPLY VOLTAGE



OUTPUT POWER, EFFICIENCY VS. GATE SUPPLY VOLTAGE




# TEST BLOCK DIAGRAM



## PINING

1. Input terminal
2. Vgg bias terminal
3. Vdd bias terminal
4. Output terminal
5. Ground (FIN)

# EQUIVALENT CIRCUIT



## RA30H3340M DESIGN CONSIDERATION OF HEAT RADIATION

### A. Junction temperature

The condition at standard operation for each stage transistors are shown in Table 1.

Standard operation :

$$P_{out} = 30W, V_{cc} = 12.5V, P_{in} = 50mW,$$

$$\text{Eta} = 40 \% (\text{min. rate})$$

Table 1.

| Stage | Vdd(V) | Idd(A) | Pin(W) | Pout(W) | Rth(j-c) (deg.C/W) |
|-------|--------|--------|--------|---------|--------------------|
| 1st   | 12.5   | 0.30   | 0.05   | 1.5     | 5.0                |
| 2nd   | 12.5   | 1.50   | 1.5    | 9.0     | 2.4                |
| Final | 12.5   | 4.20   | 9.0    | 30.0    | 1.2                |

(1) Junction temperature of the 1st stage transistor

$$\begin{aligned} T_{j1} &= (V_{dd} \times I_{dd1} - P_{out1} + P_{in1}) \times R_{th1(j-c)} + T(\text{case}) \\ &= (12.5 \times 0.30 - 1.5 + 0.05) \times 5.0 + T(\text{case}) \\ &= 11.5 + T(\text{case}) \quad (\text{deg.C}) \end{aligned}$$

(2) Junction temperature of the 2nd stage transistor

$$\begin{aligned} T_{j2} &= (V_{dd} \times I_{dd2} - P_{out2} + P_{in2}) \times R_{th2(j-c)} + T(\text{case}) \\ &= (12.5 \times 1.5 - 9 + 1.5) \times 2.4 + T(\text{case}) \\ &= 27.0 + T(\text{case}) \quad (\text{deg.C}) \end{aligned}$$

(3) Junction temperature of the Final stage transistor

$$\begin{aligned} T_{j3} &= (V_{dd} \times I_{dd3} - P_{out3} + P_{in3}) \times R_{th3(j-c)} + T(\text{case}) \\ &= (12.5 \times 4.2 - 30.0 + 9.0) \times 1.2 + T(\text{case}) \\ &= 37.8 + T(\text{case}) \quad (\text{deg.C}) \end{aligned}$$

### B. Heat sink design

In thermal design of heat sink, keep the case temperature below 90 deg.C

at  $P_{out} = 30W$  standard operation and ambient temperature 60 deg.C.

The thermal resistance  $R_{th}(\text{case} - \text{air})$  of the heat sink to realize this :

$$\begin{aligned} R_{th}(\text{case} - \text{air}) &= (T_{\text{case}} - T_{\text{air}}) / ((P_{out} / \text{Eta}) - P_{out} + P_{in}) \\ &= (90 - 60) / ((30 / 0.40) - 30 + 0.05) \\ &= 0.67 \quad (\text{deg.C} / \text{W}) \end{aligned}$$

Note : Including the contact thermal resistance between device and heat sink.

Mounting the device on the heat sink with above thermal resistance, junction temperatures of each transistors become :

$$\begin{aligned} T_{j1} &= 101.5 \quad (\text{deg.C}) \\ T_{j2} &= 117.0 \quad (\text{deg.C}) \\ T_{j3} &= 127.8 \quad (\text{deg.C}) \end{aligned}$$

at  $T(\text{air}) = 60 \text{ deg.C}$ ,  $T(\text{case}) = 90 \text{ deg.C}$

Since the annual average of ambient temperature is 30 deg.C, junction temperature of each transistors become :

$$\begin{aligned} T_{j1} &= 71.5 \quad (\text{deg.C}) \\ T_{j2} &= 87.0 \quad (\text{deg.C}) \\ T_{j3} &= 97.8 \quad (\text{deg.C}) \end{aligned}$$

As the maximum junction temperature of these incorporated transistors  $T_{j\text{max}}$  are 175 deg.C, application under debated conditions is ensured.